Let’s start with the accelerator Old Bridge, Xe HPC. Intel has revealed some parameters on a pair of very similar slides (below), which differ in part in that the former lists the numbers valid for a particular tile and the latter the numbers for the entire accelerator. For example, if the specifications specify 4 MB L1 cache per tile (slide on the left) and the entire Xe HPC carries 16 compute tiles, this means a total of 64 MB L1 cache (right).
It’s a little less clear how Intel got a total of 408 MB L2 cache from the 144 MB L2 cache on the tile (if you have an idea, feel free to brag about the discussion – I admit I didn’t figure it out).
However, Intel still keeps more detailed specifications under wraps, so unit numbers, beats, or performance data are still missing from our table.
|CU / SM||220|
|You have. Colors||880||?||432|
|rate||≤1700 MHz||?||1410 MHz|
|↓↓↓ T(FL)OPS ↓↓↓|
|↑↑↑ T(FL)OPS ↑↑↑|
|LLC||16 MB||408 MB||40 MB|
|128 GB||128 GB?||80 GB|
|HBM2||3,2 GHz||HBM2E||3,20 GHz|
|3277 GB/s||?||2048 GB/s|
|transistorů||58.2 billion||100 billion||54.2 billion|
|GPU area||?||?||826 mm²|
|process||6 nm||Intel 7|
However, based on figures reported by Intel about the entire Aurora supercomputer, the Anandtech editorial team derived the approximate power of 37 FP64 TFLOPS per accelerator at about 615 watts from the number of processors and accelerators used.
The individual Xe-HPC tiles are manufactured on three different processes: Intel 7 and two TSMC processes: 7nm and 5nm. In contrast, AMD uses 6nm (ie essentially 7nm with EUV) on the newly released Instinct MI250X.
Let’s move on to the Xeons. To get the press in the mood, Intel first came up with a chart comparing Xeon performance with AMD’s Epycy. Some editors were so dazed by the high numbers of Xeons that they presented this slide as Xeon results. Sapphire Rapids – in reality, however, it is the current (third) generation, ie Xeons Ice Lake:
So the generation that in the first independent tests barely managed to compete with the Epyci with the Zen 2 core, and which in our test turned out that the sixteen Ice Lake cores are on average at the level of the 16-core Threadripper X1950:
Therefore, it cannot be blamed for these editors that these superlatives and tens of percent values exceed the 64-core Zen 3 did not connect with Ice Lake, which has real problems with 32 – core models, and considered them a presentation of the next generation.
Now to the future generation – Sapphire Rapids. Intel has released a nice scheme of this Xeon, which carries four processor tiles and four HBM2e chips with a total capacity of 64 GB. But as we already know, the first generation Sapphire Rapids HBM will not be equipped with memories and will rely on a combination of cache with traditional memory modules; HBM release is expected later. Both versions will differ in the dimensions of the case – the classic has 78 × 57 mm, with HBM 100 × 57 mm. The housing of the classic version integrates 10 jumpers (EMIB), the housing of the version with HBM a total of 14.
Intel continues to present Xeon in a public roadmap Sapphire Rapids with HBM as a product of 2022. In the middle of this year, the leaked official roadmap, however, stated a six-month interval between the two versions, and given that so far everything indicates the real availability of Xeons Sapphire Rapids (without HBM) in the middle of 2022, models with HBM from 2022 probably won’t make much, if at all.
Source: Diit.cz by diit.cz.
*The article has been translated based on the content of Diit.cz by diit.cz. If there is any problem regarding the content, copyright, please leave a report below the article. We will try to process as quickly as possible to protect the rights of the author. Thank you very much!
*We just want readers to access information more quickly and easily with other multilingual content, instead of information only available in a certain language.
*We always respect the copyright of the content of the author and always include the original link of the source article.If the author disagrees, just leave the report below the article, the article will be edited or deleted at the request of the author. Thanks very much! Best regards!